In this paper, we describe algorithms based on Simulated Annealing for selecting a subset of flip-flops to be connected into a scan path. The objective for selection is to maximize the coverage of faults that are aborted by a sequential fault simulator. We pose the problem as a combinatorial optimization, and present a heuristic algorithm based on Simulated Annealing. The SCOAP testability measure is employed to assess the selection of flip-flops during the course of optimization. Our algorithms form a part of an integrated design package, TOPS, which has been designed as an enhancement to the OASIS standard-cell design automation system available from MCNC. We discuss the TOPS package and its performance on a number of ISCAS'89 benchmarks. We also present a comparative evaluation of the benchmark results.
INTRODUCTION
n designing digital integrated circuits, a popular .method for achieving testability is full scan design, where the flip-flops in the circuit are threaded into a chain, which can perform as a shift register when the circuit is placed "in the test mode. A test vector is shifted serially into the shift register, and the response of the circuit is shifted out serially for observation [1] . One of the serious drawbacks of full scan design is the area overhead that results due to the extra wiring required to thread the flip-flops into a chain the extra space occupied by flip-flops when they are modified into scan cells.
In order to reduce the overhead of full scan and still maintain the advantages offered by the scan methodology, several authors have designed techniques for partial scan design where only a subset of flipflops are scanned. In order to guide the selection of as small a subset as possible, the following approaches have been considered in the literature. In all these approaches, the essential idea is to exploit the underlying structure of the circuit; a graph called S-graph is derived which captures the structural information. An S-graph has one node corresponding Cheng and Agrawal observed that a circuit is poorly testable if its S-graph has long cycles [3] .
When a flip-flop in the circuit is converted into a scan cell, the operation corresponds to deleting the corresponding node in the S-graph. In order to achieve high testability, the S-graph must be rendered acyclic by deleting as few nodes as possible. We refer to this acyclic graph as A-graph in this paper. This problem, also called the feedback vertex cover set problem, is known to be NP-complete. Cheng and Agrawal gave heuristic algorithms to obtain small feedback vertex covers.
Gupta and Breuer introduced the concept of balance in a sequential circuit in addition to the concept of acyclicity [6] . The [4] is to select cells for scanning, such that the cumulative profit is maximized without exceeding the upper bound on the cost of scanning. The authors presented heuristic techniques to obtain good solutions to the above optimization problem.
In this paper, we apply the Simulated Annealing algorithm [7] [9] available from MCNC by providing partial scan capability. We discuss the salient features of TOPS in Section 3.
PARTIAL SCAN FOR TARGET-FAULT DETECTION
The Simulated Annealing algorithm [7] has been widely applied to a number of optimization problems in Design Automation such as floorplanning, partitioning, placement, and routing (see [10] , [11] ). The annealing algorithm is similar to an iterative improvement algorithm in nature, with the exception that inferior states are also accepted with a certain probability. This probability is a function of a parameter known as the temperature, which is decreased slowly during the course of the algorithm. At higher temperatures, the annealing algorithm accepts inferior states with a high probability, hence behaving like a random search procedure. As the temperature is lowered, the acceptance probability for inferior states drops, and the procedure attains greedy characteristics at temperatures close to 0. The reader may refer to [7] for a complete description of the annealing algorithm.
The partial scan design problem may be phrased in terms of a state-space search as follows. A state, or configuration, consists of a subset of cells. Let n be the total number of flip-flops in the circuit. A subset of k flip-flops can be selected in (,) [5] , as extended to the case of target faults. We will describe our cost and profit function in more detail later in this section.
The procedure Anneal is outlined in Figure 1 Figure  2 . If the target faults are distributed uniformly over the circuit and not clustered in a small region, the greedy algorithm is likely to perform well. We discuss the experimental results on the greedy algorithm in the Section 4.
THE TOPS PACKAGE
The algorithms discussed in the previous section have been coded in the C programming language on a Sun SPARC workstation. In this section, we discuss the overall organization of the TOPS package. As mentioned earlier, the TOPS package is designed to interface with the OASIS design automation software from MCNC [9] . The input to the package is the structural description of a sequential circuit given in either the ISCAS format, HILO format, or the VPNR format. VPNR (Vanilla Place and Route) is a circuit description language developed by MCNC. The advantage of using VPNR is that it allows us to describe the circuit as various levels of detail [9] . If the input is provided in ISCAS or HILO format, we internally convert it into VPNR format (see Figure  3) . The [4] , and Lin and Reddy [8] have indicated the usefulness of several structural properties in judging the testability
